PCB layout done
This commit is contained in:
@@ -7,14 +7,14 @@ module.exports = {
|
||||
${p.at /* parametric position */}
|
||||
|
||||
${''/* corner marks */}
|
||||
(fp_line (start -7 -6) (end -7 -7) (layer F.SilkS) (width 0.15))
|
||||
(fp_line (start -7 7) (end -6 7) (layer F.SilkS) (width 0.15))
|
||||
(fp_line (start -6 -7) (end -7 -7) (layer F.SilkS) (width 0.15))
|
||||
(fp_line (start -7 7) (end -7 6) (layer F.SilkS) (width 0.15))
|
||||
(fp_line (start 7 6) (end 7 7) (layer F.SilkS) (width 0.15))
|
||||
(fp_line (start 7 -7) (end 6 -7) (layer F.SilkS) (width 0.15))
|
||||
(fp_line (start 6 7) (end 7 7) (layer F.SilkS) (width 0.15))
|
||||
(fp_line (start 7 -7) (end 7 -6) (layer F.SilkS) (width 0.15))
|
||||
(fp_line (start -7 -6) (end -7 -7) (layer Dwgs.User) (width 0.15))
|
||||
(fp_line (start -7 7) (end -6 7) (layer Dwgs.User) (width 0.15))
|
||||
(fp_line (start -6 -7) (end -7 -7) (layer Dwgs.User) (width 0.15))
|
||||
(fp_line (start -7 7) (end -7 6) (layer Dwgs.User) (width 0.15))
|
||||
(fp_line (start 7 6) (end 7 7) (layer Dwgs.User) (width 0.15))
|
||||
(fp_line (start 7 -7) (end 6 -7) (layer Dwgs.User) (width 0.15))
|
||||
(fp_line (start 6 7) (end 7 7) (layer Dwgs.User) (width 0.15))
|
||||
(fp_line (start 7 -7) (end 7 -6) (layer Dwgs.User) (width 0.15))
|
||||
|
||||
${''/* pins */}
|
||||
(pad 1 thru_hole circle (at 2.5 -4.5) (size 2.25 2.25) (drill 1.47) (layers *.Cu *.Mask) ${p.net_from})
|
||||
|
||||
Reference in New Issue
Block a user